1. shopping
2. resources
3. coupons

Volume 2, Issue 4 MAY 2015
AN OPTIMIZED IMPLEMENTATION OF
FM0/MANCHESTER ENCODING USING
SOLS TECHNIQUE IN FPGA TECHNOLOGY
1
,
T.SINDHU
PG Scholar in VLSI System Design,
2
E.VENKAT REDDY
Professor, ECE Department,
1
sindhutelukula@gmail.com,
2
vre.professor@gmail.com,
Bharat Institute of Technology and Science for Women, Ibrahimpatnam, Telangana
ABSTRACT:
An implementation of Manchester coding is
being described in this paper. Manchester coding
technique is a digital coding technique in which all the
bits of the binary data are arranged in a particular
sequence. The Intersil HD-15530
is
a high
performance CMOS device intended to service the
requirements of MlL-STD-1553 and similar
Manchester II encoded, time division multiplexed
serial data protocols. This LSI chip is divided into
two sections, an Encoder and a Decoder. These
sections operate completely independent of each other,
except for the Master Reset functions. This circuit
meets many of the requirements of MIL-STD- 1553.
The Encoder produces the sync pulse and the parity bit
as well as the encoding of the data bits. The Decoder
recognizes the sync pulse and identifies it as well
as decoding the data bits and checking parity.
This integrated circuit is fully guaranteed to
support the 1MHz data rate of MlL-STD-1553
over both temperature and voltage. It interfaces with
CMOS, TTL or N channel support circuitry. The HD15530 can also be used in many party line digital data
communications
applications,
such
as
an
environmental control system driven from a single
twisted pair cable of fiber optic cable throughout the
building. The functions of the encoder section of the
MED include a micro processor interface, parallel to
serial conversion, frame generation, and NRZ to
IJOEET
Manchester encoding. This circuitry can run very fast
since it does not require a high-frequency clock. The
frame format used is similar to that of a UART. The
Manchester decoder limits the maximum frequency
of operation of the MED, since it uses a highfrequency clock. The receiver circuitry is more
complex, since clock recovery and center sampling
is done. Additional receiver functions are frame
detection, decoding of Manchester to NRZ, serial to
parallel conversion, and a microprocessor interface.
Keywords: Manchester coding, Encoder, Decoder,
NRZ, Moore’s law, UART, clock frequency
I. INTRODUCTION
Manchester coding technique is a digital
coding technique in which all the bits of the binary
data are arranged in a particular sequence. Here a
bit ‘1’ is represented by transmitting a high
voltage for half duration of the input signal and for
the next halftime period an inverted signal will be
send. When transmitting ‘0’ in Manchester format,
for the first half cycle a low voltage will send,
and for the next half cycle a high voltage is send.
The advantage of Manchester coding is that, when
sending a data having continuous high signals or
continuous low signal (e.g.: 11110000), it is difficult
to calculate the number of 1 S and Os in the data.
Because there is no transition from low to high or
52
Volume 2, Issue 4 MAY 2015
high to low for a particular time period (Here it is 4
x T, T is the time duration for a single pulse). The
detection is possible only by calculating the time
duration of the signal. But when we code this
signal in Manchester format there will always be a
transition from high to low or low to high for each
bit. Thus for a receiver it is easier to detect the
data in Manchester format and also the probability
for occurrence of an error is very low in Manchester
format and it is a universally accepted digital
encoding technique.
The dedicated short range communication is a
protocol for one or two way medium range
communication. The DSRC can be briefly classified
into two categories: automobile-to-automobile and
automobile-to roadside. In automobile-to-automobile,
the DSRC enables the message sending and
broadcasting among automobile. The automobile-toroadside focuses on the intelligent transportation
service, such as electronic toll collection
(ETC).The
DSRC
architecture
having
the
transceiver. The transceiver having the baseband
processing, RF front end and microprocessor. The
microprocessor is used to transfer the instruction to
the baseband processing and RF front end. the RF
front end is used to transmit and receive the wireless
signals using the antenna. The baseband processing is
responsible for modulation, error correction, encoding
and synchronization. The transmitted signal consists
of the arbitrary binary sequence, it is very difficult to
obtain the dc-balance.the fm0 and Manchester are
provide the transmitted signal and then the dc-balance.
The (SOLS) similarity oriented logic simplification
having the two methods: area compact retiming and
balance logic operation sharing. The area compact
retiming used to reduce the transistor counts .the
balance logic operation sharing is used to combine
the fm0 and Manchester encoding.
Fig. 1. System architecture of DSRC transceiver.
IJOEET
The system architecture of DSRC transceiver
is shown in Fig. 1. The upper and bottom parts are
dedicated for transmission and receiving, respectively.
This transceiver is classified into three basic modules:
microprocessor, baseband processing, and RF frontend. The microprocessor interprets instructions from
media access control to schedule the tasks of baseband
processing and RF front-end. The baseband processing
is responsible for modulation, error correction, clock
synchronization, and encoding. The RF frontend
transmits and receives the wireless signal through the
antenna.
The DSRC standards have been established by
several organizations in different countries. These
DSRC standards of America, Europe, and Japan are
shown in Table I. The data rate individually targets at
500 kb/s, 4 Mb/s, and 27 Mb/s with carrier frequency
of 5.8 and 5.9 GHz. The modulation methods
incorporate amplitude shift keying, phase shift keying,
and orthogonal frequency division multiplexing.
Generally, the waveform of transmitted signal is
expected to have zeromean for robustness issue, and
this is also referred to as dc-balance.
II.Literature Survey
The transmitted signal consists of arbitrary
binary sequence, which is difficult to obtain dcbalance. The purposes of FM0 and Manchester codes
can provide the transmitted signal with dc-balance.
Both FM0 and Manchester codes are widely adopted in
encoding for downlink. The VLSI architectures of
FM0 and Manchester encoders are reviewed as follows
A. Review of VLSI Architectures for FM0 Encoder
and Manchester Encoder
The literature [4] proposes a VLSI architecture of
Manchester encoder for optical communications. This
design adopts the CMOS inverter and the gated
inverter as the switch to construct Manchester encoder.
It is implemented by 0.35-μm CMOS technology and
its operation frequency is 1 GHz. The literature [5]
further replaces the architecture of switch in [4] by the
nMOS device. It is realized in 90-nm CMOS
technology, and the maximum operation frequency is
as high as 5 GHz. The literature [6] develops a highspeed VLSI architecture almost fully reused with
Manchester and Miller encodings for radio frequency
53
Volume 2, Issue 4 MAY 2015
identification (RFID) applications. This design
is realized in 0.35-μm CMOS technology and the
maximum operation frequency is 200 MHz. The
literature [7] also proposesa Manchester encoding
architecture for ultrahigh frequency (UHF) RFID tag
emulator. This hardware architecture is conducted
from the finite state machine (FSM) of Manchester
code, and is realized into field-programmable gate
array (FPGA) prototyping system. The maximum
operation frequency of this design is about 256 MHz.
The similar design methodology is further applied to
individually construct FM0 and Miller encoders also
for UHF RFID Tag emulator [8] . Its maximum
operation frequency is about 192 MHz. Furthermore,
[9] combines frequency shift keying (FSK) modulation
and demodulation with Manchester codec in hardware
realization.
III. CODING PRINCIPLES OF FM0 CODE
AND MANCHESTERCODE
In the following discussion, the clock signal and
the input data are abbreviated as CLK, and X,
respectively. With the above parameters, the coding
principles of FM0 and Manchester codes are discussed
as follows.
A. FM0 Encoding As shown in Fig. 2, for each X, the
FM0 code consists of two parts: one for former-half
cycle of CLK, A, and the other one for later-half cycle
of CLK,B. The coding principle of FM0 is listed as the
following three rules.
1) If X is the logic-0, the FM0 code must exhibit a
transition between A and B.
2) If X is the logic-1, no transition is allowed between
A and B.
3) The transition is allocated among each FM0 code no
matter what the X is.
A FM0 coding example is shown in Fig. 3. At
cycle 1, the X is logic-0; therefore, a transition occurs
on its FM0 code, according to rule 1. For simplicity,
this transition is initially set from logic-0 to -1.
According to rule 3, a transition is allocated among
each FM0 code, and thereby the logic-1 is changed to
logic-0 in the beginning of cycle 2. Then, according to
rule 2, this logic-level is hold without any transition in
entire cycle 2 for the X of logic-1. Thus, the FM0 code
of each cycle can be derived with these three rules
mentioned earlier.
IJOEET
Illustration of FM0 coding example.
Illustration of Manchester coding example.
Hardware
Architecture
Fm0/Manchester Code:
Of
This is the hardware architecture of the
fm0/Manchester code. the top part is denoted the
fm0 code and then the bottom part is denoted as the
Manchester code. in fm0 code the DFFA and DFFB
are used to store the state code of the fm0 code and
also mux_1 and not gate is used in the fm0 code. When
the mode=0 is for the fm0 code. The Manchester code
is developed only using the XOR gate and when the
mode=1 is for the Manchester code. the hardware
utilization rate is defined as the following
54
Volume 2, Issue 4 MAY 2015
IV. FMO and Manchester Encoder Using Sols
Technique:
The SOLS technique is classified into two parts
area compact retiming and balance logic operation
sharing
A. area compact retiming
For fm0 the state code of the each state is stored
into DFFA and DFFB .the transition of the state code
is only depends on the previous state of B(t-1) instead
of the both A(t-1) and B(t-1)
Hardware architecture
The active components means the components
are work in the both fm0 and Manchester code. The
total components means the number of the components
are present in the hole circuit. the HUR rate is given
below the following section
Area compact retiming
FM0 encoding without area compact retiming
The previous state is denoted as the A(t-1) and
For both the encoding methods the total
components is 7.for the fm0 code the total component then the B(t-1).and then the current state is denoted as
is 7 and then the active component is 6.in Manchester
the A(t) and then the B(t).
code the total component is 7 the active
component is 2.in both coding having 98
transistors are used without SOLS. The fm0 having
86 transistor, and then the Manchester having the 26
transistor. the average for both coding is 56 transistors
.In proposed work reduce the total components from 7
to 6 and reduce the transistor counts. In this paper two
multiplexer is used in proposed work reduce two
multiplexer from one multiplexer, when reduce the
multiplexer the total components are reduced the area
and then the power consumption also reduced.
IJOEET
55
Volume 2, Issue 4 MAY 2015
FM0 encoding with area compact retiming.
B(t)/X
Thus, the FM0 encoding just requires a single
1-bitflip-flop to store the previous value B(t−1).If the
DFFA is directly removed, a non synchronization
between A(t) and B(t)causes the logic fault of FM0
code. To avoid this logic-fault, the DFFB is relocated
right after the MUX−1, where the DFFB is assumed be
positive-edge triggered flip flop.
At each cycle, the FM0 code, comprising A
and B, is derived from the logic of A(t) and the logic of
Balance logic operation sharing
B(t), respectively. The FM0 code is alternatively
switched between A(t) and B(t) through the MUX−1
Nevertheless, this architecture exhibits a
by the control signal of the CLK. In the Q of DFFB drawback that the XOR is only dedicated for FM0
is directly updated from the logic of B(t)with 1-cycle encoding, and is not shared with Manchester
latency. when the CLK is logic-0, the B(t) is passed
encoding. Therefore, the HUR of this architecture is
through MUX−1 to the D of DFFB.
certainly limited. The X can be also interpreted as the
Then, the upcoming positive-edge of CLK X 0, and thereby the XOR operation can be shared
updates it to the Q of DFFB. the timing diagram for with Manchester and FM0 encodings, where the
the Q of DFFB is consistent whether the DFFB is multiplexer irresponsible to switch the operands of
relocated or not. the B(t) is passed through MUX−1 to B(t−1) and logic-0. This architecture shares the XOR
the D of DFFB. Then, the upcoming positive-edge of for both B(t) and X, and there by increases the HUR.
CLK updates it to the Q of DFFB. the timing diagram
When the FM0 code is adopted, the CLR is disabled,
for the Q of DFFB is consistent whether the
DFFB is relocated or not. The transistor count of and the B(t −1) can be derived from DFFB .Hence, the
the FM0 encoding architecture without area-compact multiplexer can be totally saved, and its function can
retiming is 72,and that with area-compact retiming is be completely integrated into the relocated DFF. The
50. The area-compact retiming technique reduces 22 logic for A(t)/X includes the MUX−2 and an inverter.
transistors.
Instead ,the logic for B(t)/X just incorporates a
XOR gate. In the logic for A(t)/X, the
B.Balance logic operation sharing
The Manchester encoding is derived using the computation time of MUX−2is almost identical to
XOR operation. the equation of the XOR gate is given that of XOR in the logic for B(t)/X. However, the
logic for A(t)/X further incorporates an inverter in
below.
X ⊕CLK=X CLK+~ X CLK
the series of MUX−2. This unbalance computation
the concept of balance logic-operation sharing time between A(t)/X and B(t)/X results in the glitch
is to integrate the X into A(t) and X into B(t).the fm0 to MUX−1,possibly causing the logicfault on coding.
and Manchester logics have a common point of the
To alleviate this unbalance computation time, the
multiplexer like logic with the selection of the CLK.
the diagram for the balance logic operation sharing architecture of the balan ce computation time between
A(t)/X and B(t)/X The XOR in the logic for B(t)/X is
given the following.
The A(t) can be derived from an inverter of B(t translated into the XNOR with an inverter, and then
− 1), and X is obtained by an inverter of X. The logic this inverter is shared with that of the logic for A(t)/X.
for A(t)/X can share the same inverter, and then a This shared inverter is relocated backward to the
multiplexer is placed before the inverter to switch he output of MUX−1. Thus, the logic computation time
operands of B(t − 1) and X. The Mode indicates
between A(t)/X and B(t)/X is more balance to each
eitherFM0 or Manchester encoding is adopted. The
other.
similar concept can be also applied to the logic for
IJOEET
56
Volume 2, Issue 4 MAY 2015
V. Simulation Results
FM0 Module:
FM0 Code
Manchester:
Manchester Coding
RTL Schematic
Fig. 12. VLSI architecture of FM0 and Manchester
encodings using SOLS technique. (a) Unbalance
computation time between A(t)/Xand B(t)/X. (b)
Balance computation time between A(t)/XandB(t)/X.
The adoption of FM0 or Manchester code
depends on Mode and CLR. In addition, the CLR
further has another individual function of a hardware
initialization. If the CLR is simply derived by inverting
Mode without assigning an individual CLR control
signal, this leads to a conflict between the coding mode
selection and the hardware initialization. To avoid this
conflict, both Mode and CLR are assumed to be
separately allocated to this design froma system
controller.
Technology Schematic
Whether FM0 or Manchester code is adopted, no logic
component of the proposed VLSI architecture is VI. CONCLUSION
The coding-diversity between FM0 and
wasted. Every component is active in both FM0 and
Manchester encodings causes the limitation on
Manchester encodings.
hardware utilization of VLSI architecture design. A
Therefore, the HUR of the proposed VLSI architecture limitation analysis on hardware utilization of FM0 and
Manchester encodings is discussed in detail. In this
is greatly improved.
paper, the fully reused VLSI architecture using
IJOEET
57
Volume 2, Issue 4 MAY 2015
SOLS technique for both FM0 and
Manchester encodings is proposed. The SOLS
technique eliminates the limitation on hardware
utilization by two core techniques: area compact
retiming and balance logic-operation sharing. The
area-compact retiming relocates the hardware resource
to reduce the transistors. The balance logic-operation
sharing efficiently combines FM0 and Manchester
encodings with the identical logic components. This
paper is realized in180nm technology with an
outstanding device efficiency. The power consumption
is 29392.843nW for Manchester encoding and FM0
encoding.
REFERENCE
[1] F. Ahmed-Zaid, F. Bai, S. Bai, C. Basnayake,
B. Bellur, S. Brovold, et al., “Vehicle safety
communications—Applications (VSC-A) final report,”
U.S. Dept. Trans., Nat. Highway Traffic Safety
Admin., Washington,DC, USA, Rep.DOT HS 810 591,
Sep. 2011.
[2] J. B. Kenney, “Dedicated short-range
communications (DSRC) standards in the United
States,” Proc. IEEE, vol. 99, no. 7, pp. 1162–
1182,Jul. 2011.
[6] Y.-C. Hung, M.-M. Kuo, C.-K. Tung, and S.-H.
Shieh, “High-speedCMOS chip design for Manchester
and Miller encoder,” in Proc. Intell. Inf. Hiding
Multimedia Signal Process., Sep. 2009, pp. 538–541.
[7] M. A. Khan, M. Sharma, and P. R. Brahmanandha,
“FSM based Manchester encoder for UHF RFID tag
emulator,” in Proc. Int. Conf.Comput., Commun.
Netw., Dec. 2008, pp. 1–6.
[8] M. A. Khan, M. Sharma, and P. R. Brahmanandha,
“FSM based FM0 and Miller encoder for UHF RFID
tag emulator,” in Proc. IEEE Adv. Comput. Conf.,
Mar. 2009, pp. 1317–1322.
[9] J.-H. Deng, F.-C. Hsiao, and Y.-H. Lin, “Top down
design of joint MODEM and CODEC detection
schemes for DSRC codedFSK systems over high
mobility fading channels,” in Proc. Adv. Commun.
Technol. Jan. 2013, pp. 98–103.
[10] I.-M. Liu, T.-H. Liu, H. Zhou, and A. Aziz,
“Simultaneous PTL buffer insertion and sizing for
minimizing Elmore delay,” in Proc. Int. Workshop
Logic Synth., May 1998, pp. 162–168.
[3] J. Daniel, V. Taliwal, A. Meier, W. Holfelder,
and R. Herrtwich,“Design of 5.9 GHz DSRC-based
vehicular
safety communication,”IEEE Wireless
Commun. Mag., vol. 13, no. 5, pp. 36–43, Oct. 2006.
[4] P. Benabes, A. Gauthier, and J. Oksman, “A
Manchester code generator running at 1 GHz,” in
Proc. IEEE, Int. Conf. Electron., Circuits Syst.,vol. 3.
Dec. 2003, pp. 1156–1159.
[5] A. Karagounis, A. Polyzos, B. Kotsos, and N.
Assimakis, “A 90nm Manchester code generator with
CMOS switches running at 2.4 GHz and 5 GHz,” in
Proc. 16th Int. Conf. Syst., Signals Image Process.,
Jun. 2009, pp. 1–4.
IJOEET
58